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Digital systems have finite precision, which imposes a
maximum bound on the accuracy of the results of the
computed mathematical operations. The so-called quan-
tization process, also wordlength optimization, aims at
finding cost-efficient hardware architectures that comply
with a given maximum accuracy loss. Floating-point
arithmetic is commonly used to perform scientific com-
putations because it provides high dynamic range and
mathematical precision.
However, certain applications require the use of dedi-
cated hardware to achieve high computation rates and
low power. The computation speed is achieved by
means of making use of highly parallel implementations,
as well as custom data storage mechanisms (i.e. regis-
ters, local memories, etc.). The use of floating-point
arithmetic in such systems is prohibitive and it is typi-
cally replaced by fixed-point arithmetic, which turns to
be more cost-effective, or by restricted floating-point
arithmetic. In any case, the designer must face an opti-
mization problem -quantization- where the proper pre-
cision for each arithmetic operation is searched,
resulting in a low-cost hardware implementation that
complies with a minimum quality criterion.
Quantization is not an easy task, and in some cases it
is oversimplified in order to meet the time-to-market
constraints, leading to far from optimal results. How-
ever, in some other cases such a simplification is not
possible without seriously compromising the viability of
the system. As a result, an exhaustive quantization is
carried out, implying the extensive use of time-consum-
ing techniques such as computer simulations. Therefore,
improvements in quantization error estimation techni-
ques as well as novel methodologies able to handle
industrial size systems within a reasonable design time
are of crucial importance.
This special issue covers three major areas related to
the quantization process: (i) the analysis of the selection
of coefficient and signal precision on the design of linear
systems, (ii) the efficient implementation and precision
analysis of key IP cores for multimedia and communica-
tion systems and, (iii) the precision-wise high-level
synthesis of DSP algorithms.
The first set of papers focuses on the analysis of the
quantization effects of the filter structures.
In the paper “Sensitivity-based Pole and Input-Output
Errors of Linear Filters as Indicators of the Implementa-
tion Deterioration in Fixed-Point Context”, a classical
sensitivity analysis for the finite precision implementa-
tion of linear filters is extended and improved to con-
sider the exact fixed-point format of the coefficients.
Thus, the proposed specialized framework and indica-
tors evaluate and select with improved accuracy the
most convenient realization among a wider scope of fil-
ter structures for non-uniform quantization of the
coefficients.
In “Complexity-Aware Quantization and Lightweight
VLSI Implementation of FIR Filters”, a complexity-
aware quantization framework for FIR filters is pre-
sented. It is based on the integration of three optimiza-
tion techniques: signed-digit coefficient encoding,
optimal scaling factor exploration, and common subex-
pression elimination. The proposed approach saves
around 50% of additions, leading to silicon area reduc-
tions of up to 34%.
The next three papers deal with the efficient design of
fixed-point IP cores.
The paper “Automatic IP Generation of FFT/IFFT
Processors with Word-Length Optimization for MIMO-
OFDM Systems” presents an accurate precision analysis
and a core generator for FFT/IFFT fixed-point cores.
The generator makes use of a specific wordlength search
algorithm that leads to efficient implementations that
comply with recent MIMO-OFDM standards.
In “Novel VLSI Algorithm and Architecture with
Good Quantization Properties for a High Throughput
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Area Efficient Systolic Array Implementation of DCT”, a
novel DCT implementation is presented. The proposed
approach achieves significant area reductions by means
of a new algorithm and architecture that poses good
numerical properties that can be efficiently exploited to
optimize cost. A precision analysis is provided that high-
lights the benefit of the approach in comparison to tra-
ditional implementations.
A fixed-point model of the maximum a-posteriori
(MAP) decoding algorithm of turbo and low-density
parity-check (LDPC) codes is presented in “Fixed-Point
MAP Decoding of Channel Codes”. The analysis is per-
formed considering the turbo and LDPC codes of
WiMAX and 3GPP-LTE and it allows identifying the
key parameters that affect both precision and implemen-
tation cost.
The last paper, “Latency-Sensitive High-Level Synth-
esis for Multiple Word-Length DSP Design”, deals with
the High-Level Synthesis of Fixed-Point implementa-
tions of DSP algorithms. The proposed technique com-
bines scheduling and binding for multiple wordlength
operators with variable area and latency costs. The
results yield that the approach leads to latency reduc-
tions of up to 19% and area reductions of 9%.
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